In this paper, a pulse-clocked double edge-triggered Dflip-flop (PDET) is proposed. PDET uses a split-output TSPC latch and when clocked by a short pulse train acts like a double edge-triggered flip-flop. The new double edge-triggered flip-flop uses only eight transistors with only one N-type transistor being clocked. Compared to other double edge-triggered flip-flops, PDET offers advantages in terms of speed, power, and area. Both total transistor count and the number of clocked transistors are significantly reduced to improve power consumption and speed in the flip-flop. The number of transistors is reduced by 56%-60% and the Area-Speed-Power product is reduced by 56%-63% compared to other double edgetriggered flip-flops. Simulations are performed using HSPICE in CMOS 0.5 pm technology. This design is suitable for high-speed, low-power CMOS VLSI design applications.
INTRODUCTION
The latest advances in mobile batter-powered devices such as the Personal Digital Assistants and mobile phones have set new goals in digital VLSI design. These goals include the need for high-speed digital circuits at low power consumption. Flip-flops and latches are used as the storage elements in a clocking system. A careful design of storage elements will contribute in the increased performance and reduced power consumption of a VLSI system. True Single Phase Clocking (TSPC) has successfully contributed to the performance improvement, reliability, and power consumption in digital VLSI design. Double edge-triggered flip-flops have been demonstrated to be suitable designs for high-speed and low power VLSI applications.
A new pulse triggered double edge-triggered D-flipflop (PDET) using the TSPC technique [l] is proposed in this paper. The total transistor count and the clocked transistors are significantly reduced compared to previously reported double-edge triggered flip-flops. The PDET operates at high speeds while the power consumption has been kept low. The Area-Speed-Power product has also been reduced significantly. That is due to the reduction of total capacitances. The pulse train generation circuitry is external to the flip-flop and therefore can be used to feed multiple double edgetriggered flip-flops and other devices.
In our paper, simulations have been performed using HSPICE and a 3.3 V power supply in a 0.5-pm CMOS process. For PDET simulations are performed on netlists extracted from layout. The output is loaded with a 100 fF capacitor, in order to try and simulate a next stage load to the flip-flop. This paper is constructed as follows. In section 2, the double edge-triggered pulsed-clock generator is discussed. In section 3, three already known TSPC double edgetriggered flip-flops and PDET discussed. In section 4, simulations of the flip-flops are performed and the results are compared with the new PDET. Finally, the conclusions and recommendations are presented in section 5.
PULSE GENERATION CIRCUITRY
The pulse generation circuit uses a XNOR block, with only three transistors, to sample the signal on the positive and negative edge of the input square wave together with a delay of that clock. The delay is produced using an Ntype TSPC split-output latch that is proposed in [2] while keeping the clock constant at VDD and using an inverter at the output. A buffer of two inverter cells, with the same driving capability, was used as the signal driver at the output of the XNOR block. The circuit is depicted in Fig.  1 . The circuit takes as an input a square wave clock signal with 50% duty cycle and generates an output of short pulse train. In order to have a double edge-triggered flipflop, the short pulse train is produced on the positive and negative edge of the input clock as shown in 
TSPC DOUBLE EDGE-TRIGGERED FLIP-FLOPS
Previous double edge-triggered flip-flops were constructed using two complementary latches in parallel [3], [4] . One latch was reacting on the positive edge of the square clock pulse and the other was reacting at the negative edge. Then the outputs of the two latches were combined into a single output using a merging circuit. Within the merging circuit, when the output of one of the circuits is a high-impedance node, it lets the other circuit decide the output value and vice-versa. 4 Double edge-triggered flip-flop, Wang97 [4] Another double edge-triggered flip-flop was introduced by Wang [4] , which uses only eighteen transistors. The original circuit is depicted in Fig. 4 , but we added an extra inverter at the output to obtain a true logic and not the complemented logic. We also added a 100 fF load capacitor at the output.
v -102 From Fig. 5 we see that the circuit uses only eight transistors compared to twenty transistors used in Afghahi9 la and Afighahi9 1 b double edge-triggered flipflops and compared to eighteen transistors used in Wang97 circuit. This is a 60% reduction compared to the number of transistors used in the Afghahi9la and Afghahi9 l b circuits and around 56% reduction compared to the number of transistors used in Wang97 circuit.
The pulsed-clock generator circuit is not an area overhead since it is external to the circuit. Therefore, the pulse-clock generator can be used to clock different latches, flip-flops, and other circuits in the clock distribution network. Simulation results for Afghahi91a double edgetriggered flip-flop of Fig. 3(a) is depicted in Fig.6 . Afghahi9 lb simulation results were similar. The total area of the Afghahi9la flip-flop was C WILl = 28.8 (w)~, and the gate capacitance per unit area for the 0.5-pm process, is CO, = 3.60 mF/m2. The gate capacitance, C,, can be found by the relationship C, = C,, Z W,L,, which gives us Cg = E0~3.68 €F. Adding C , to, the: load: capacitance CL = in a total capacitance ofCT,, = 2Q3.68 fF.
RESULTS AND COMPARATIVE STUDY
the p w e x dissipated by the Afghahi9la the rerationship, P = C T~~ VDD' fc, where VDD = 3.3 V and f, = 277.77 MHz in our case. The power consumed by Afghahi91a flip-flop was P = 0.616 mW.
Using the same transistor sizes and! same formulas as we used with Afghahala circuit, we were able to calculate the total area, capacitance, and power dissipation for Afghahiglb flip-flop of Fig. 3(b) . For Afghahi9lb E = 203.68 fF, and P = 0.584 mW. Since only the frequency f, is different between the two flip-flops, we can conclude that the lower power consumption of Afghahi9lb flip-flop is the result of that lower frequency.
After simulation for Wang97 circuit of Fig. 4 , we obtained a maximum frequency of f, = 158.73 MHz. Using the same formulas as with Afghahi9la flip-flop, the following results were obtained. E WILl = 25.92 (pm)' CTot = 193.31 fF, and P = 0.334 mW. The major contribution of this low power consumption was due to the low maximum frequency that this circuit achieved.
A simulation was performed for PDET circuit of Fig. 5 using the same sizes for all transistors, W = 2.4 pm and L = 0.6 pm, except for transistor P1 for which W = 7.2 p m and L = 0.6 pm were used. The simulation was done using HSPICE in a 0.5-pn CMOS process. The power supply used is V D D = 3.3 V and the results of the simulation are shown in Fig. 7 . As seen in Fig. 7 , when clocked by the short pulse train generated by the pulsed-clock generator of After simulation on netlists extracted from layout, the maximum frequency achieved by PDET was f, = 285.71 MHZ. Using the same formulas as with Afghahi9la circuit we obtained the following values for total area used, gate capacitance, total capacitance, and power dissipated in the circuit. C WiLi = 14.4 (pm)', C, = 51.84 fF, C T~~ = 15 1.84 fF, and P = 0.472 mW.
In Table 1 , were Ntr and Nctr represent the number of transistors and clocked transistors, respectively, some of the characteristics of the double edge-triggered flip-flops are listed. CTot denotes the total capacitance.
The simulation results obtained for the four different double edge-triggered flip-flops are summarized in Table  2 . All simulations were performed in a 0.5-pm CMOS process, using 3.3 V power supply, and a 100 fF capacitive load. On PDET only, the simulations are performed on netlists extracted from layout. The (A*P) / f, in Table 2 is in (p)* (W) / MHz units.
As seen from the table 2 the proposed PDET has the best Area-Speed-Power product with an improvement of around 63% compared to Afghahi9la circuit of Fig. 3(a) to an improvement of around 56% compared to Wang97 circuit of Fig. 4 .
The reason for that improvement was the reduction of transistors and the use of only one N-type clocked transistor in the circuit. The total capacitance was reduced as a result of the transistor reduction in the circuit. In this paper, a new double edge-triggered flip-flop was introduced. The proposed double edge-triggered flip-flop is clocked with short pulse train and therefore it is called pulse-clocked double edge-triggered flip-flop (PDET). The PDET has been derived from a TSPC split-output D latch and uses only eight transistors. The proposed PDET can save up to 60% in transistor count and up to 63% in the Area-Speed-Power product using 0. If optimization is applied it is possible to achieve much higher speeds with the proposed PDET while keeping the power consumption low. It is then concluded that the proposed PDET appears to be the most suitable storage element in high-speed, low-power VLSI applications.
